226313 materialEducativo

textoFiltroFicha
  • M'agrada 0
  • Visites 10
  • Comentaris 0
  • Desar a
  • Accions

Sobre aquest recurs...

Reduced instruction set computing
DbpediaThing
Artículo WikipediaFuente Dbpedia
Reduced instruction set computing, or RISC , is a CPU design strategy based on the insight that simplified (as opposed to complex) instructions can provide higher performance if this simplicity enables much faster execution of each instruction. A computer based on this strategy is a reduced instruction set computer, also called RISC. The opposing architecture is called complex instruction set computing, i.e. CISC.Various suggestions have been made regarding a precise definition of RISC, but the general concept is that of a system that uses a small, highly-optimized set of instructions, rather than a more specialized set of instructions often found in other types of architectures. Another common trait is that RISC systems use the load/store architecture, where memory is normally accessed only through specific instructions, rather than accessed as part of other instructions like add.Although a number of systems from the 1960s and 70s have been identified as being forerunners of RISC, the modern version of the design dates to the 1980s. In particular, two projects at Stanford University and University of California, Berkeley are most associated with the popularization of this concept. Stanford's design would go on to be commercialized as the successful MIPS architecture, while Berkeley's RISC gave its name to the entire concept, commercialized as the SPARC. Another success from this era were IBM's efforts that eventually led to the Power Architecture. As these projects matured, a wide variety of similar designs flourished in the late 1980s and especially the early 1990s, representing a major force in the Unix workstation market as well as embedded processors in laser printers, routers and similar products.Well-known RISC families include DEC Alpha, AMD 29k, ARC, ARM, Atmel AVR, Blackfin, Intel i860 and i960, MIPS, Motorola 88000, PA-RISC, Power (including PowerPC), SuperH, and SPARC. In the 21st century, the use of ARM architecture processors in smart phones and tablet computers such as the iPad, Android, and Windows RT tablets provided a wide user base for RISC-based systems. RISC processors are also used in supercomputers such as the K computer, the fastest on the TOP500 list in 2011, second at the 2012 list, and fourth at the 2013 list, and Sequoia, the fastest in 2012 and third in the 2013 list.
Reduced instruction set computing

Mapa conceptual: Reduced instruction set computing

Contingut exclusiu per a membres de

D/i/d/a/c/t/a/l/i/a
Iniciar sessió

Mira un ejemplo de lo que te pierdes

Categories:

Fecha publicación: 23.4.2015

Comentar

0

Vols comentar? Registra't o inicia sessió

Uneix-te a Didactalia

Navega entre 226313 recursos i 561537 persones

Regístrate >

O conéctate a través de:

Si ya eres usuario, Inicia sesión

Vols accedir a més continguts educatius?

Iniciar sessió Uneix-te a una classe
x

Afegir a Didactalia Arrastra el botón a la barra de marcadores del navegador y comparte tus contenidos preferidos. Más info...

Ajuda del joc
Juegos de anatomía
Selecciona nivel educativo